

12-22-99

A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Leonard Forbes et al.
Title: CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED SEMICONDUCTOR SURFACES AND METHODS FOR FORMING THE SAME
Attorney Docket No.: 303.389US2

PATENT APPLICATION TRANSMITTAL

BOX PATENT APPLICATION
Assistant Commissioner for Patents
Washington, D.C. 20231



We are transmitting herewith the following attached items and information (as indicated with an "X"):

- X **DIVISIONAL** of prior Patent Application No. 09/010,729 (under 37 CFR § 1.53(b)) comprising:
 - X Specification (19 pgs, including claims numbered 1 through 30 and a 1 page Abstract).
 - X Formal Drawing(s) (5 sheets).
 - X Copy of signed Combined Declaration and Power of Attorney (2 pgs) from prior application.
 - X Incorporation by Reference: *The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied herewith, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.*
 - X Check in the amount of \$760.00 to pay the filing fee.
- X Prior application is assigned of record to Micron Technology, Inc.
- X Information Disclosure Statement (1 pgs), Form 1449 (12 pgs). References NOT enclosed, cited in prior application.
- X Preliminary Amendment (1 pgs).
- X Return postcard.

The filing fee has been calculated below as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	14 - 20 =	0	x 18 =	\$0.00
INDEPENDENT CLAIMS	3 - 3 =	0	x 78 =	\$0.00
[] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$760.00
TOTAL				\$760.00

Please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By:
Atty: David N. Fogg
Reg. No. 35,138

Customer Number 21186

"Express Mail" mailing label number: EL505994355US Date of Deposit: December 20, 1999
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

By: Shawn L. Hise Signature:

S/N Unknown

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Leonard Forbes et al. Examiner: Unknown
Serial No.: Unknown Group Art Unit: Unknown
Filed: Herewith Docket: 303.389US2
Title: CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED
SEMICONDUCTOR SURFACES AND METHODS FOR FORMING THE
SAME

PRELIMINARY AMENDMENT

Box Patent Application
Assistant Commissioner for Patents
Washington, D.C. 20231

Before taking up the above-identified application for examination, please enter the following amendments.

IN THE SPECIFICATION

In the first line after the title please insert the following, --This application is a Divisional of U.S. Application No. 09/010,729, filed January 22, 1998.--

IN THE CLAIMS

Please cancel claims 1-16 without prejudice or disclaimer, claims 17-30 are therefore now pending in this application.

"Express Mail" mailing label number: EL505994355US Respectfully submitted,

Date of Deposit: December 20, 1999

I hereby certify that the stamp or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 39 U.S.C. 1103 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

Printed Name: Sharon Hise

Signature: [Signature]

LEONARD FORBES ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6920

Date _____ By [Signature]
David N. Fogg
Reg. No. 35,138

Circuits with a Trench Capacitor Having Micro-Roughened Semiconductor Surfaces and Methods for Forming the Same

Technical Field of the Invention

5 The present invention relates generally to the field of integrated circuits and, in particular, to circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same.

Background of the Invention

10 Electronic systems, such as microprocessor based computers, typically operate on data that is stored in electronic form in a memory device. The memory device stores the data at specified voltage levels in an array of cells. Conventionally, the voltage levels represent that the data is either a logical "1" or a logical "0." In dynamic random access memory (DRAM) devices, for example, the cells store the data as a charge on a
15 capacitor. When the data is read from the memory device, sense amplifiers detect the level of charge stored on a particular capacitor so as to produce a logical "1" or a logical "0" output based on the stored charge.

 As the size of memory devices decreases, the capacitor in each cell covers a smaller surface area or footprint on the substrate, chip or wafer. If the structure of the
20 capacitor is left unchanged, these smaller capacitors cannot store as much charge because the storage capacity of a typical capacitor is proportional to the size of its storage electrodes. Unfortunately, at some point, the capacitors become too small to store sufficient charge and sense amplifiers in the memory device are unable to differentiate between charge due to noise and the charge due to data stored in the cell.
25 This can lead to errors in the output of a memory device making the memory device useless in the electronic system.

 Conventionally, memory manufacturers have used one of two types of capacitors in DRAM devices. First, many manufacturers use "stacked" capacitors to store data for the memory cell. Stacked capacitors are typically formed from
30 polysilicon and are positioned above the conventional working surface of the

semiconductor chip or wafer on which the memory device is formed. A contact couples the capacitor to a transistor in the memory cell. Some manufacturers use “trench” capacitors instead of stacked capacitors. Trench capacitors are typically formed in a trench in the semiconductor wafer or chip. The trench is filled with polysilicon that acts as one plate of the capacitor. In this case, the semiconductor wafer or chip acts as the second plate of the capacitor.

Designers have experimented with various configurations of capacitors, both stacked and trench, to maintain the capacitance as the footprint available for the capacitor decreases. In the area of stacked capacitors, designers have used texturization, stacked V-shaped plates and other shaped plates to increase the surface area of the plates without increasing the footprint of the capacitor. For example, designers have developed techniques to produce hemispherical grains on the surface of one polysilicon plate of the stacked capacitor. This roughly doubles the storage capacity of the capacitor. Researchers have also described techniques for further increasing the surface area of the polysilicon plate, and thus the storage capacity of the capacitor, by using phosphoric acid to create pores in the polysilicon plate. *See, Watanabe, A Novel Stacked Capacitor with Porous-Si Electrodes for High Density DRAMs*, Symposium on VLSI Technology, pp. 17-18, 1993. With this technique, it is claimed that a 3.4 times increase in capacitance can be achieved.

One problem with the use of stacked capacitors is their positioning above the surface of the substrate. This positioning can interfere with the proper functioning of the equipment used to fabricate other parts of a larger circuit.

Conventionally, as the footprint available for trench capacitors has decreased, the manufacturers have used deeper trenches to maintain sufficient storage capacity of the trench capacitor. IBM has developed another technique in an attempt to maintain sufficient storage capacity as the footprint of the trench capacitor decreases. This technique uses an anodic etch to create pores in the single crystalline silicon in the trench of the trench capacitor. *See, U.S. Patent No. 5,508,542 (the '542 Patent)*. One problem with this technique is the lack of control over the distribution of the pores in

the surface of the single crystalline silicon. Thus, the '542 Patent does not provide a technique that can be used reliably for large scale production of memory devices.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a realizable trench capacitor with increased surface area compared to prior art capacitors for use in high-density circuits such as dynamic random access memories.

Summary of the Invention

The above mentioned problems with integrated circuits and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. A trench capacitor with increased surface area is described which is formed by depositing a layer of polysilicon in a trench in a semiconductor substrate and etching the polysilicon to produce a porous surface for the trench capacitor.

In particular, an illustrative embodiment of the present invention includes a method for forming a trench capacitor. The method includes forming a trench in a semiconductor substrate. A conformal layer of semiconductor material is deposited in the trench. The surface of the conformal layer of semiconductor material is roughened. An insulator layer is formed outwardly from the roughened, conformal layer of semiconductor material. A polycrystalline semiconductor plate is formed outwardly from the insulator layer in the trench.

In another embodiment, a method for forming a memory cell with a trench capacitor is provided. The method includes forming a transistor including first and second source/drain regions, a body region and a gate in a layer of semiconductor material on a substrate. Further, a trench is formed in the layer of semiconductor material and a conformal layer of semiconductor material is formed in the trench. The surface of the conformal layer of semiconductor material is roughened and an insulator layer is formed outwardly from the roughened, conformal layer of semiconductor

material. A polycrystalline semiconductor plate is formed outwardly from the insulator layer in the trench such that the polycrystalline semiconductor plate forms one of the plates of the trench capacitor. The trench capacitor is coupled to one of the first source/drain regions of the transistor.

- 5 In another embodiment, a memory cell is provided. The memory cell includes a lateral transistor formed in a layer of semiconductor material outwardly from a substrate. The transistor includes a first source/drain region, a body region and a second source/drain region. A trench capacitor is formed in a trench and coupled to the first source/drain region. The trench capacitor includes a polycrystalline semiconductor
10 plate formed in the trench that is coupled to the first source/drain region. The trench capacitor also includes a second plate formed by the substrate with a surface of the substrate in the trench roughened by etching a polycrystalline semiconductor material on the surface of the substrate. The trench capacitor also includes an insulator layer that separates the polycrystalline semiconductor plate from the roughened surface of the
15 substrate.

- In another embodiment, a memory cell is provided. The memory cell includes a vertical transistor that is formed outwardly from a substrate. The transistor includes a first source/drain region, a body region and a second source/drain region that are vertically aligned. A surface of the first source/drain region is roughened by etching a
20 polycrystalline semiconductor material on a surface of the first source/drain region. A trench capacitor is also included. The trench capacitor includes a plate that is formed in a trench that surrounds the roughened surface of the first source/drain region of the transistor.

- In another embodiment, a memory device is provided. The memory device
25 includes an array of memory cells. Each memory cell includes an access transistor that is coupled to a trench capacitor. A first plate of the trench capacitor includes a micro-roughened surface of porous polysilicon. A second plate of the trench capacitor is disposed adjacent to the first plate. A number of bit lines are each selectively coupled to a number of the memory cells at a first source/drain region of the access transistor. A

number of word lines are disposed substantially orthogonal to the bit lines and are coupled to gates of a number of access transistors. A row decoder is coupled to the word lines and a column decoder is coupled to the bit lines so as to selectively access the cells of the array.

5

Brief Description of the Drawings

Figure 1 is a perspective view of an embodiment of a portion of an array of memory cells according to the teachings of the present invention.

Figures 2, 3, 4 and 5 are cross sectional views that illustrate an embodiment of a method for forming an array of memory cells according to the teachings of the present invention.

Figure 6 is a cross sectional view of another embodiment of a memory cell according to the teachings of the present invention.

Figure 7 is a block diagram of an embodiment of an electronic system and memory device according to the teachings of the present invention.

Detailed Description of the Invention

In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific illustrative embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense.

In the following description, the terms wafer and substrate are interchangeably used to refer generally to any structure on which integrated circuits are formed, and also to such structures during various stages of integrated circuit fabrication. Both terms include doped and undoped semiconductors, epitaxial layers of a semiconductor on a

supporting semiconductor or insulating material, combinations of such layers, as well as other such structures that are known in the art.

The term "horizontal" as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term "vertical" refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as "on", "side" (as in "sidewall"), "higher", "lower", "over" and "under" are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.

Figure 1 is a perspective view of an embodiment of a portion of an array of memory cells indicated generally at 100 and constructed according to the teachings of the present invention. Each memory cell is constructed in a similar manner. Thus, only memory cell 102D is described herein in detail. Memory cell 102D includes pillar 104 of single crystal semiconductor material. Pillar 104 is divided into first source/drain region 106, body region 108, and second source/drain region 110 to form access transistor 111. Pillar 104 extends vertically outward from substrate 101, for example, p-silicon. First source/drain region 106 and second source/drain region 110 each comprise, for example, heavily doped n-type single crystalline silicon (N⁺ silicon) and body region 108 comprises lightly doped p-type single crystalline silicon (P- silicon).

Word line 112 passes body region 108 of access transistor 111 in isolation trench 114. Word line 112 is separated from body region 108 of access transistor 104 by gate oxide 116 such that the portion of word line 112 adjacent to body region 108 operates as a gate for access transistor 111. Word line 112 may comprise, for example, N⁺ poly-silicon material that is deposited in isolation trench 114. Cell 102D is coupled in a column with cell 102A by bit line 118.

Memory cell 102D also includes storage capacitor 119 for storing data in the cell. A first plate of capacitor 119 for memory cell 102D is integral with second source/drain region 110 of access transistor 111. Thus, memory cell 102D may be more easily realizable when compared to conventional vertical transistors since there is no

need for a contact between second source/drain region 110 and capacitor 119. Surface 117 of second source/drain region 110 comprises a “micro-roughened” surface. This micro-roughened surface is formed by coating second source/drain region 110 with poly-silicon and treating the poly-silicon so as to form pores in surface 117. This increases the surface area of second source/drain region 110 and, thus, increases the capacitance of capacitor 119. The pores in surface 117 can be formed, for example, using the etching techniques described below.

Second plate 120 of capacitor 119 is common to all of the capacitors of array 100. Second plate 120 comprises a mesh or grid of n+ poly-silicon formed in deep trenches that surrounds at least a portion of second source/drain region 110 of each pillar 104A through 104D. Second plate 120 is grounded by contact with substrate 101 underneath the trenches. Second plate 120 is separated from source/drain region 110 by gate insulator 122.

Figures 2, 3, 4 and 5 are cross sectional views that illustrate an embodiment of a method for forming an array of memory cells according to the present invention. Figure 2 is a cross sectional view that shows a portion of an array of memory cells, indicated generally at 200. Array 200 includes pillars of semiconductor material 202 and 204 that are formed either outwardly from a bulk silicon wafer or outwardly from a silicon-on-insulator (SOI) structure. Pillar 202 includes first source/drain region 206, body region 208 and second source/drain region 210. As shown, first source/drain region 206 and second source/drain region 210 comprise heavily doped n-type semiconductor material and body region 208 comprises p-type semiconductor material. Pillar 204 is similarly constructed. Pillars 202 and 204 form the basis for vertical transistors used in array 200. It is noted that the conductivity types of the various regions of the pillars can be swapped so as to allow the formation of p-channel transistors.

The silicon pillar structure of a vertical transistor of array 200 may be formed using, for example, the techniques shown and described with respect to Figures 5A-5J of co-pending Application Serial No. 08/944,890, entitled “Circuit and Method for an Open Bit Line Memory Cell with A Vertical Transistor and Trench Plate Trench

Capacitor,” filed on October 6, 1997 or with respect to Figures 5A-5M of Application Serial No. 08/939,742, entitled “Circuit and Method for a Folded Bit Line Memory Cell with Vertical Transistors and a Trench Capacitor,” filed on October 6, 1997, which applications are incorporated herein by reference. Alternatively, the silicon pillars can
 5 be constructed to provide for a body contact for the transistors using techniques described with respect to Figures 5A-5P and 6A to 6O of co-pending, commonly assigned Application Serial No. 08/944,312, entitled “Circuit and Method for a Folded Bit Line Memory Using Trench Plate Capacitor Cells With Body Bias Contacts,” filed on October 6, 1997 or with respect to Figures 5A-5O of Application Serial No.
 10 08/939,732, entitled “Circuit and Method for an Open Bit Line Memory Cell With A Vertical Transistor and Trench Plate Trench Capacitor,” filed on October 6, 1997, which applications are also incorporated herein by reference. Further, other conventional techniques for forming vertical transistors can also be used.

Once the basic silicon pillar structure is in place, surface 209 of first
 15 source/drain region 206 is roughened. Initially, nitride layer 212 (Si_3N_4) is deposited on silicon pillars 202 and 204. Optionally, nitride pad 213 is also deposited in trench 214 to protect the bottom of trench 214 during subsequent processing steps. For example, nitride pad 213 may be used when an SOI structure is used and the bottom of trench 214 is an insulator such as an oxide.

20 Trench 214 is filled with an oxide such that the entire structure of array 200 is covered. The oxide material outside of trench 214 is removed by, for example, chemical/mechanical polishing down to nitride layer 212. The oxide is further recessed into trench 214 to form oxide layer 216 as shown. Nitride masking layer 218 (Si_3N_4) is next deposited to protect body region 208 and second source drain region 210 during the
 25 formation of a micro-roughened surface. It is noted that masking layer 218 can be formed of any other material that can withstand a 6% aqueous solution of hydrofluoric acid (HF) or other etchant used to form a micro-roughened surface on first source/drain region 206.

As shown in Figure 3, nitride mask layer 218 is directionally etched to leave nitride mask layer 218 on selected surfaces of pillars 202 and 204. Oxide layer 216 is removed by, for example, an etching process. Amorphous silicon is deposited in trench 214 to form layer 220 with a thickness on the order of 10 to 40 nanometers (nm). The structure is heated to a sufficient temperature such that impurities diffuse out from first source/drain region 206 into layer 220. Thus, layer 220 becomes polysilicon that is doped to be the same conductivity type as first source/drain region 206. An etch that preferentially attacks intrinsic, undoped polysilicon is used to remove layer 220 from surfaces other than the surface of first source/drain region 206.

Surface 221 of layer 220 is next roughened to provide increased surface area for the trench capacitors of array 200. Surface 221 can be roughened in at least two different ways. First, layer 220 can be etched in a solution containing phosphoric acid (H_3PO_4). This forms micro-roughened surface 222 on polysilicon layer 220 in trench 214 as shown in Figure 4.

Alternatively, an anodic etch can be used to form the micro-roughened surface on layer 220. Figure 5 is a schematic diagram that illustrates an embodiment of a layout of equipment used to carry out the anodic etch. Bottom surface 246 of semiconductor wafer 201 is coupled to voltage source 234 by positive electrode 230. Further, negative electrode 232 is coupled to voltage source 234 and is placed in a bath of 6% aqueous solution of hydrofluoric acid (HF) on surface 245 of semiconductor wafer 201. It is noted that surface 245 includes layer 220 that is to be roughened by the anodic etch.

In this example, illumination equipment 236 is also included because the surface to be roughened is n-type semiconductor material. When p-type semiconductor material is used, the illumination equipment is not required. Illumination equipment 236 assures that there is a sufficient concentration of holes in layer 220 as required by the anodic etching process. Illumination equipment 236 includes lamp 238, IR filter 240, and lens 242. Illumination equipment 236 focuses light on surface 246 of semiconductor wafer 201.

In operation, layer 220 provides a high density of nucleation sites that are used by the anodic etch to roughen the surface of layer 220. Voltage source 234 is turned on and provides a voltage across positive and negative electrodes 230 and 232. Etching current flows from positive electrode 230 to surface 245. This current forms pores in surface 221 of layer 220. Further, illumination equipment illuminates surface 246 of semiconductor wafer 201 so as to assure a sufficient concentration of holes for the anodic etching process. The anodic etching process produces a porous or roughened surface 222 on layer 220 as shown in Figure 4 such that the effective surface area of first source/drain region 206 is increased.

The size and shape of the pores in layer 220 depends on, for example, the anodization parameters such as HF concentration, current density, and light illumination. The spatial structure of the pores reflects the available paths for the etching current to flow from surface 245 to positive electrode 230. By adjusting the anodic etching parameters, the approximate diameter of the pores can be controlled with typically the smallest pore diameter on the order of 2 nanometers.

Array 200 is completed using, for example, the techniques described in the applications incorporated by reference above.

Figure 6 is a cross sectional view of another embodiment of a memory cell according to the teachings of the present invention. Memory cell 600 includes a conventional lateral transistor 602 with first source/drain region 604, body region 606 and second source/drain region 608. Transistor 602 also includes gate 610 that may be formed as part of a word line in a memory array as is known in the art. Bit line 612 is coupled to first source/drain region 604.

Memory cell 600 also includes trench capacitor 614. Substrate 616 forms a first plate of trench capacitor 614. Surface 618 of substrate 616 in trench 620 is formed with a micro-roughened surface using, for example, one of the techniques described above by depositing and etching a polysilicon layer in trench 620. Trench capacitor 614 also includes dielectric layer 622 that separates surface 618 from second plate 624. Second plate 624 comprises, for example, poly-silicon. Substrate 616 comprises single crystal

silicon. A layer of polysilicon material is deposited on a surface of the single crystal silicon of substrate 616 in forming micro-roughened surface 618. Second plate 624 of trench capacitor 614 is coupled to second source/drain region 608 by polysilicon strap 630.

5 In the example of Figure 6, transistor 602 comprises an n-channel transistor with heavily doped n-type source/drain regions and a body region formed in lightly doped p-type silicon well. Further, substrate 616 comprises a heavily doped p-type semiconductor substrate. Since substrate 616 comprises p-type material, the anodic etch, without illumination, can be used to form micro-roughened surface 618.

10 Memory cell 600 is included in an array of similar memory cells to store and retrieve data using conventional techniques.

Figure 7 is a block diagram of an illustrative embodiment of the present invention. This embodiment includes memory device 700 that is coupled to electronic system 702 by control lines 704, address lines 706 and input/output (I/O) lines 708.

15 Electronic system 702 comprises, for example, a microprocessor, a processor based computer, microcontroller, memory controller, a chip set or other appropriate system for reading and writing data in a memory device. Memory device 700 includes array of memory cells 710 that is coupled to word line decoder 714 and sense amplifier 711. Array of memory cells 710 is constructed with memory cells that include trench
20 capacitors with a micro-roughened surface that is formed using, for example, one of the techniques described above.

Word line decoder 714 includes word line drivers that are coupled to word lines of array 710. Sense amplifier 711 is coupled to bit line decoder 712. Bit line decoder 712 and word line decoder 714 are coupled to address lines 706. Bit line decoder 712 is
25 coupled to I/O circuit 716. I/O circuit 716 is coupled to I/O lines 708. Control circuit 718 is coupled to control lines 704, sense amplifier 711, word line decoder 714, bit line decoder 712, and I/O circuit 716.

In operation, electronic system 702 provides signals on address lines 706 and control lines 704 when data is to be read from or written to a cell of array 710. Word

line decoder 714 determines the word line of a selected cell of array 710 using the address provided on address lines 706. Further, bit line decoder 712 determines the bit line of the selected cell of array 710. In a read operation, sense amplifier 711 detects the value stored in the selected cell based on bit lines of array 710. Sense amplifier 711 provides this voltage to I/O circuit 716 which, in turn, passes data to electronic system 702 over I/O lines 708. In a write operation, I/O circuit 716 passes data from I/O lines 708 to sense amplifier 711 for storage in the selected cell of array 710.

Conclusion

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. For example, the techniques for forming roughened surfaces can be applied to p-type vertical transistors. In this case, when an anodic etch is used, no light source is needed to create the roughened texture on the surface of the p-type semiconductor material. Semiconductor materials other than silicon can be used. Further, the conductivity type of the semiconductor material can be altered without departing from the teachings of the present invention.

What is claimed is:

1. A method for forming a trench capacitor, the method comprising:
forming a trench in a semiconductor substrate;
5 depositing a conformal layer of semiconductor material in the trench;
roughening the surface of the conformal layer of semiconductor material;
forming an insulator layer outwardly from the roughened, conformal layer of
semiconductor material; and
forming a polycrystalline semiconductor plate outwardly from the insulator layer
10 in the trench.
2. The method of claim 1, wherein depositing a conformal layer of semiconductor
material comprises depositing a layer of amorphous silicon and heating the amorphous
silicon to form a polysilicon layer of the same conductivity type as the adjacent
15 semiconductor substrate.
3. The method of claim 1, wherein roughening the surface of the conformal layer
of semiconductor material comprises etching a surface of the semiconductor material
with a phosphoric acid etch.
20
4. The method of claim 1, wherein roughening the surface of the conformal layer
of semiconductor material comprises etching a surface of the semiconductor material
with an anodic etch.
- 25 5. The method of claim 1, wherein roughening the surface of the conformal layer
of semiconductor material comprises etching a surface of the semiconductor material
with an anodic etch including illuminating the conformal layer of semiconductor
material during the anodic etch.

6. The method of claim 1, wherein forming an insulator layer comprises growing an oxide layer outwardly from the roughened, conformal layer of semiconductor material.

- 5 7. A method for forming a memory cell with a trench capacitor, comprising:
forming a transistor including first and second source/drain regions, a body
region and a gate in a layer of semiconductor material on a substrate;
forming a trench in the layer of semiconductor material;
depositing a conformal layer of semiconductor material in the trench;
10 roughening the surface of the conformal layer of semiconductor material;
forming an insulator layer outwardly from the roughened, conformal layer of
semiconductor material;
forming a polycrystalline semiconductor plate outwardly from the insulator layer
in the trench such that the polycrystalline semiconductor plate forms one of the plates of
15 the trench capacitor; and
coupling the trench capacitor to one of the source/drain regions of the transistor.

8. The method of claim 7, wherein forming a transistor comprises forming a
transistor with first and second source drain regions that are vertically aligned with the
20 body region.

9. The method of claim 8, wherein coupling the trench capacitor to the first
source/drain region comprises forming the trench for the trench capacitor adjacent to the
first source/drain region.

25

10. The method of claim 7, wherein forming a transistor comprises forming a lateral
transistor.

11. The method of claim 10, wherein coupling the trench capacitor to the first source/drain region comprises forming a strap from the polycrystalline semiconductor plate to the first source/drain region.
- 5 12. The method of claim 7, wherein depositing a conformal layer of semiconductor material comprises depositing a layer of amorphous silicon and heating the amorphous silicon to form a poly-silicon layer of the same conductivity type as the adjacent semiconductor substrate.
- 10 13. The method of claim 7, wherein roughening the surface of the conformal layer of semiconductor material comprises etching a surface of the semiconductor material with phosphoric acid.
14. The method of claim 7, wherein roughening the surface of the conformal layer of semiconductor material comprises performing an anodic etch of a surface of the semiconductor material.
- 15 15. The method of claim 7, wherein roughening the surface of the conformal layer of semiconductor material comprises performing an anodic etch of a surface of the semiconductor material while illuminating the semiconductor material.
- 20 16. The method of claim 7, wherein forming an insulator layer comprises growing an oxide layer outwardly from the roughened, conformal layer of semiconductor material.
- 25 17. A memory cell, comprising:
a lateral transistor formed in a layer of semiconductor material outwardly from a substrate, the transistor including a first source/drain region, a body region and a second source/drain region;

a trench capacitor formed in a trench and coupled to the first source/drain region;
and

wherein the trench capacitor includes a polycrystalline semiconductor plate
formed in the trench that is coupled to the first source/drain region, a second plate
5 formed by the substrate with a surface of the substrate in the trench roughened by
etching a polycrystalline semiconductor material on the surface of the substrate, and an
insulator layer that separates the polycrystalline semiconductor plate from the
roughened surface of the substrate.

10 18. The memory cell of claim 17, wherein the polycrystalline semiconductor plate
comprises polysilicon.

19. The memory cell of claim 17, wherein the second plate comprises a heavily
doped p-type silicon substrate.

15

20. The memory cell of claim 17, wherein the second plate of the trench capacitor
comprises the substrate with a surface in the trench that is roughened by an anodic etch.

21. The memory cell of claim 17, wherein the second plate of the trench capacitor
20 comprises the substrate with a surface in the trench that is roughened by a phosphoric
etch.

22. A memory cell, comprising:

a vertical transistor formed outwardly from a substrate, the transistor including a
25 first source/drain region, a body region and a second source/drain region that are
vertically aligned;

wherein a surface of the first source/drain region is roughened by etching a
polycrystalline semiconductor material on a surface of the first source/drain region; and

a trench capacitor with a plate that is formed in a trench that surrounds the roughened surface of the first source/drain region of the transistor.

23. The memory cell of claim 22, wherein the first source/drain region comprises
5 single crystalline silicon with a layer of polysilicon formed on its surface in the trench, wherein the layer of polysilicon is roughened by etching the surface of the polysilicon with phosphoric acid.

24. The memory cell of claim 22, wherein the first source/drain region comprises
10 single crystalline silicon with a layer of polysilicon formed on its surface in the trench, wherein the layer of polysilicon is roughened by etching the surface of the polysilicon with an anodic etch.

25. The memory cell of claim 22, wherein the polycrystalline semiconductor plate
15 comprises polysilicon.

26. A memory device, comprising:
an array of memory cells, each memory cell including an access transistor that is coupled to a trench capacitor wherein a first plate of the trench capacitor includes a
20 micro-roughened surface of porous polysilicon and a second plate of the trench capacitor is disposed adjacent to the first plate;
a number of bit lines that are each selectively coupled to a number of the memory cells at a first source/drain region of the access transistor;
a number of word lines disposed substantially orthogonal to the bit lines and
25 coupled to gates of a number of access transistors; and
a row decoder coupled to the word lines and a column decoder coupled to the bit lines so as to selectively access the cells of the array.

27. The memory device of claim 26, wherein the first plate comprises a single crystalline silicon source/drain region of a vertical transistor with a layer of polysilicon formed on its surface in the trench, wherein the layer of polysilicon is roughened by etching the surface of the polysilicon with phosphoric acid.

5

28. The memory device of claim 26, wherein the first plate comprises a single crystalline silicon source/drain region of a vertical transistor with a layer of polysilicon formed on its surface in the trench, wherein the layer of polysilicon is roughened by etching the surface of the polysilicon with an anodic etch.

10

29. The memory device of claim 26, wherein the polycrystalline semiconductor plate comprises polysilicon.

30. The memory device of claim 29, wherein the access transistor comprises a

15 lateral transistor that is coupled to the second plate of the trench capacitor.

Abstract of the Disclosure

A method for forming a trench capacitor. The method includes forming a trench in a semiconductor substrate. A conformal layer of semiconductor material is deposited in the trench. The surface of the conformal layer of semiconductor material is roughened.

- 5 An insulator layer is formed outwardly from the roughened, conformal layer of semiconductor material. A polycrystalline semiconductor plate is formed outwardly from the insulator layer in the trench.

"Express Mail" mailing label number: EL505994355US

Date of Deposit: December 20, 1999
 I hereby certify that this paper or fee is being deposited with the
 United States Postal Service "Express Mail Post Office to Addressee"
 service under 37 CFR 1.10 on the date indicated above and is
 addressed to the Assistant Commissioner for Patents,
 Washington, D.C. 20530

Printed name: _____

Signature: _____

Shawn Hix




FIG. 1





FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought or the invention entitled: **CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED SEMICONDUCTOR SURFACES AND METHODS FOR FORMING THE SAME.**

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 3 Code of Federal Regulations, § 1.56 (see page 3 attached hereto).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

No such applications have been filed.

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

No such applications have been filed.

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the nation or PCT international filing date of this application.

No such applications have been filed.

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

Anglin, J. Michael	Reg. No. 24,916	Farney, W. Bryan	Reg. No. 32,651	Lundberg, Steven W.	Reg. No. 30,568
Bianchi, Timothy E.	Reg. No. 39,610	Fogg, David N.	Reg. No. 35,138	Lynch, Michael L.	Reg. No. 30,871
Billig, Patrick G.	Reg. No. 38,080	Forrest, Bradley A.	Reg. No. 30,837	Madrid, Andres N.	Reg. No. 40,710
Billion, Richard E.	Reg. No. 32,836	Harris, Robert J.	Reg. No. 37,346	Pappas, Lia M.	Reg. No. 34,095
Brennan, Thomas F.	Reg. No. 35,075	Hofmann, Rudolph P., Jr.	Reg. No. 38,187	Schwegman, Micheal L.	Reg. No. 25,816
Brooks, Edward J., III	Reg. No. 40,925	Holloway, Sheryl S.	Reg. No. 37,850	Simboli, Paul B.	Reg. No. 38,616
Clark, Barbara J.	Reg. No. 38,107	Klima-Silberg, Catherine I.	Reg. No. 40,052	Slifer, Russell D.	Reg. No. 39,838
Drake, Eduardo E.	Reg. No. 40,594	Kluth, Daniel J.	Reg. No. 32,146	Viksnins, Ann S.	Reg. No. 37,748
Dryja, Michael A.	Reg. No. 39,662	Lemaire, Charles A.	Reg. No. 36,198	Woessner, Warren D.	Reg. No. 30,440
Embretson, Janet E.	Reg. No. 39,665	Litman, Mark A.	Reg. No. 26,390		

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization/who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Schwegman, Lundberg, Woessner & Kluth, P.A. to the contrary.

Please direct all correspondence in this case to Schwegman, Lundberg, Woessner & Kluth, P.A. at the address indicated below:
P.O. Box 2938, Minneapolis, MN 55402
Telephone No. (612)373-6900

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of joint inventor number 1 : Leonard Forbes

Citizenship: United States of America

Residence: Corvallis, OR

Post Office Address: 965 NW Highland Terrace
Corvallis, OR 97330

Signature: _____

Leonard Forbes

Date: 30 DEC 97

Full Name of joint inventor number 2 : Joseph E. Geusic

Citizenship: United States of America

Residence: Berkeley Heights, NJ

Post Office Address: 261 Lorraine Drive
Berkeley Heights, NJ 07922

Signature: _____

Joseph E. Geusic

Date: _____

Full Name of joint inventor number 3 : Kie Y. Ahn

Citizenship: United States of America

Residence: Chappaqua, NY

Post Office Address: 639 Quaker St.
Chappaqua, NY 10514

Signature: _____

Kie Y. Ahn

Date: _____

Full Name of inventor:

Citizenship:

Residence:

Post Office Address:

Signature: _____

Date: _____

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought in the invention entitled: CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED SEMICONDUCTOR SURFACES AND METHODS FOR FORMING THE SAME.

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title Code of Federal Regulations, § 1.56 (see page 3 attached hereto).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

No such applications have been filed.

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

No such applications have been filed.

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

No such applications have been filed.

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

Anglin, J. Michael	Reg. No. 24,916	Farney, W. Bryan	Reg. No. 32,651	Lundberg, Steven W.	Reg. No. 30,5
Bianchi, Timothy E.	Reg. No. 39,610	Fogg, David N.	Reg. No. 35,138	Lynch, Michael L.	Reg. No. 30,8
Billig, Patrick G.	Reg. No. 38,080	Forrest, Bradley A.	Reg. No. 30,837	Madrid, Andres N.	Reg. No. 40,7
Billion, Richard E.	Reg. No. 32,836	Harris, Robert J.	Reg. No. 37,346	Pappas, Lia M.	Reg. No. 34,0
Brennan, Thomas F.	Reg. No. 35,075	Hofmann, Rudolph P., Jr.	Reg. No. 38,187	Schwegman, Micheal L.	Reg. No. 25,8
Brooks, Edward J., III	Reg. No. 40,925	Holloway, Sheryl S.	Reg. No. 37,850	Simboli, Paul B.	Reg. No. 38,6
Clark, Barbara J.	Reg. No. 38,107	Klima-Silberg, Catherine I.	Reg. No. 40,052	Slifer, Russell D.	Reg. No. 39,8
Drake, Eduardo E.	Reg. No. 40,594	Kluth, Daniel J.	Reg. No. 32,146	Viksins, Ann S.	Reg. No. 37,7
Dryja, Michael A.	Reg. No. 39,662	Lemaire, Charles A.	Reg. No. 36,198	Woessner, Warren D.	Reg. No. 30,4
Embretson, Janet E.	Reg. No. 39,665	Litman, Mark A.	Reg. No. 26,390		

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization/who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Schwegman, Lundberg, Woessner & Kluth, P.A. to the contrary.

Please direct all correspondence in this case to Schwegman, Lundberg, Woessner & Kluth, P.A. at the address indicated below:
P.O. Box 2938, Minneapolis, MN 55402
Telephone No. (612)373-6900

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of joint inventor number 1 : Leonard Forbes
Citizenship: United States of America Residence: Corvallis, OR
Post Office Address: 965 NW Highland Terrace
Corvallis, OR 97330

Signature: _____ Date: _____
Leonard Forbes

Full Name of joint inventor number 2 : Joseph E. Geusic
Citizenship: United States of America Residence: Berkeley Heights, NJ
Post Office Address: 261 Lorraine Drive
Berkeley Heights, NJ 07922

Signature: _____ Date: 1/15/98
Joseph E. Geusic

Full Name of joint inventor number 3 : Kie Y. Ahn
Citizenship: United States of America Residence: Chappaqua, NY
Post Office Address: 639 Quaker St.
Chappaqua, NY 10514

Signature: _____ Date: _____
Kie Y. Ahn

Full Name of inventor:
Citizenship: Residence:
Post Office Address:

Signature: _____ Date: _____

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe a pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought of the invention entitled: CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED SEMICONDUCTOR SURFACES AND METHODS FOR FORMING THE SAME.

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title Code of Federal Regulations, § 1.56 (see page 3 attached hereto).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

No such applications have been filed.

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

No such applications have been filed.

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

No such applications have been filed.

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

Anglin, J. Michael	Reg. No. 24,916	Farney, W. Bryan	Reg. No. 32,651	Lundberg, Steven W.	Reg. No. 30,5
Bianchi, Timothy E.	Reg. No. 39,610	Fogg, David N.	Reg. No. 35,138	Lynch, Michael L.	Reg. No. 30,8
Billig, Patrick G.	Reg. No. 38,080	Forrest, Bradley A.	Reg. No. 30,837	Madrid, Andres N.	Reg. No. 40,7
Billion, Richard E.	Reg. No. 32,836	Harris, Robert J.	Reg. No. 37,346	Pappas, Lia M.	Reg. No. 34,0
Brennan, Thomas F.	Reg. No. 35,075	Hofmann, Rudolph P., Jr.	Reg. No. 38,187	Schwegman, Micheal L.	Reg. No. 25,8
Brooks, Edward J., III	Reg. No. 40,925	Holloway, Sheryl S.	Reg. No. 37,850	Simboli, Paul B.	Reg. No. 38,6
Clark, Barbara J.	Reg. No. 22,107	Klima-Silberg, Catherine I.	Reg. No. 40,052	Slifer, Russell D.	Reg. No. 39,8
Drake, Eduardo E.	Reg. No. 40,594	Kluth, Daniel J.	Reg. No. 32,146	Viksins, Ann S.	Reg. No. 37,7
Dryja, Michael A.	Reg. No. 39,662	Lemaire, Charles A.	Reg. No. 36,198	Woessner, Warren D.	Reg. No. 30,4
Embretson, Janet E.	Reg. No. 39,665	Litman, Mark A.	Reg. No. 26,390		

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization/who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Schwegman, Lundberg, Woessner & Kluth, P.A. to the contrary.

Please direct all correspondence in this case to Schwegman, Lundberg, Woessner & Kluth, P.A. at the address indicated below:
P.O. Box 2938, Minneapolis, MN 55402
Telephone No. (612)373-6900

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of joint inventor number 1 : Leonard Forbes
Citizenship: United States of America Residence: Corvallis, OR
Post Office Address: 965 NW Highland Terrace
Corvallis, OR 97330

Signature: _____ Date: _____
Leonard Forbes

Full Name of joint inventor number 2 : Joseph E. Geusic
Citizenship: United States of America Residence: Berkeley Heights, NJ
Post Office Address: 261 Lorraine Drive
Berkeley Heights, NJ 07922

Signature: _____ Date: _____
Joseph E. Geusic

Full Name of joint inventor number 3 : Kie Y. Ahn
Citizenship: United States of America Residence: Chappaqua, NY
Post Office Address: 639 Quaker St.
Chappaqua, NY 10514

Signature: Kie Y. Ahn Date: Dec. 26, 1997
Kie Y. Ahn

Full Name of inventor:
Citizenship: Residence:
Post Office Address:

Signature: _____ Date: _____

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe a pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion to patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.